Hierarchical Model Order Reduction of Systems under Parameter Variations

NoreSim_4_Nano

ModRed 2013

Magdeburg – 11.-13. December 2013

Matthias Hauser

Fraunhofer-Institute for Industrial Mathematics ITWM,

Fraunhofer-Platz 1, 67663 Kaiserslautern



- Introduction
 - Motivation
 - Hierarchical Systems
- Hierarchical Model Order Reduction of Systems under Parameter Variations
- Sequential Hierarchical Model Order Reduction of Systems under Parameter Variations
- Example



Introduction

Motivation

Hierarchical Systems

- Hierarchical Model Order Reduction of Systems under Parameter Variations
- Sequential Hierarchical Model Order Reduction of Systems under Parameter Variations
- Example



Introduction Motivation

Analog semiconductor devices

- Faster and more powerful
- Trend from micro- to nano-electronics
- Growth of the relative parameter variations during circuit production
- Increasing size of analog circuits

Assist the design of robust circuits to increase the yield of produced circuits

- Generate a reduced (nonlinear) behavioral model taking parameter variations into account to
 - reduce the simulation time
 - increase the insights in the system behavior

BF-Interpolation



Introduction Motivation

Goal

- Reduced behavioral models to support the design of robust analog circuits under process variations
- Problem
 - Growing size of modern analog circuits
 - MOR needs more and more time

Idea

Use hierarchy of analog circuits for fast MOR





Introduction Hierarchical Reduction

- Idea: Exploitation of hierarchy
 - Reduce subsystems separately
 - Replace subsystems by reduced models
- Advantages
 - Faster and parallel processing of smaller problems
 - Coupling of different techniques
 - Recursive approach possible → Level concept
 - Larger nonlinear circuits processable





Introduction

Motivation

- Hierarchical Systems
- Hierarchical Model Order Reduction of Systems under Parameter Variations
- Sequential Hierarchical Model Order Reduction of Systems under Parameter Variations
- Example



Hierarchical Model Order Reduction Algorithm Overview

3 Steps

- Choose reduction methods for separated subsystems
- Compute several reduced models for each subsystem
- Rate the reduced subsystems
- Recombine the reduced subsystems to a reduced overall system
- Guarantee the accuracy by checking the accumulated error after each replacement





Hierarchical Model Order Reduction

Subsystem Reduction (step 1)

- Simulate subsystem in test bench (a), record voltage potentials at subsystem terminals
- Connect subsystem terminals to voltage sources (b)
- Setup of describing system of equations and reduction (c)
- Removal of sources yields reduced subsystem (d)





Hierarchical Model Order Reduction

Subsystem Reduction (step 1)

- How much can we reduce the subsystem such that the overall system's approximation error limit is fulfilled?
- For each subsystem, produce several reduced versions and rate them in a next step





Hierarchical Model Order Reduction Subsystem Rating (step 2)



Fraunhofer



Hierarchical Model Order Reduction

Subsystem Recombination (step 3)

- In each step of the iteration
 - Take the best rated reduced subsystem T_{i,j}
 - Replace the respective subsystem T_i by the corresponding model T_{i,j}
 - Check the accumulated error of the overall system
 - Keep the subsystem T_{i,j} if and only if the error limit is not exceeded
 - Delete the checked subsystem T_{i,j} from the list of reduced subsystems





Hierarchical Model Order Reduction Result

- Reduced overall system containing reduced subsystems
- Symbolic circuit equations and subcircuit structure is preserved
- Predefined error limit is fulfilled
- Implementation of the described methods as an add-on *HierMOR* for the software tool

Analog Insydes



 \boldsymbol{u}



<< AnalogInsydes`

<< AnalogInsydes `HierMOR`

ModRed 2013 Magdeburg – 11.-13.12.2013



🗾 Fraunhofer

FRAUNHOFER INSTITUTE FOR INDUSTRIA

INTELLIGENT SYMBOLIC

ATHEMATICS - KAISERSLAUTERN

DESIGN SYSTEM FOR ANALOG CIRCUITS

LOGINSYDE

Introduction

Motivation

- Hierarchical Systems
- Hierarchical Model Order Reduction of Systems under Parameter Variations
- Sequential Hierarchical Model Order Reduction of Systems under Parameter Variations
- Example



Sequential Hierarchical Model Order Reduction Motivation

- The presented algorithm generates a high number of reduced subsystems that are not used
- Decide on the fly how much we can reduce the single subsystems
- We need to know how the reduction of a subsystem influences the overall system's output





Sequential Hierarchical Model Order Reduction Idea

- **Reduce subsystem 4 using** S_4 such that $error(ref + S_4 \cdot (y_{red}^4 y_{orig}^4), ref) < \varepsilon$
- Check if error bound is exceeded $error(out, ref) < \varepsilon$
- Update ε or reduce next subsystem



ITWM

Introduction

Motivation

- Hierarchical Systems
- Hierarchical Model Order Reduction of Systems under Parameter Variations
- Sequential Hierarchical Model Order Reduction of Systems under Parameter Variations
- Example





Example Operational Amplifier 741





Example Hierarchical Approach



ITWN

- 26 BJTs, 13 resistors and one capacitor
- Divided into 7 sub blocks
- 1KHz sine as input in the interval [0s, 1.2μs]
- Normal distributed transistor areas, resistor and capacitor values with standard deviations of 1-5%
- Reduction of the transient nonlinear model
- Relative error function
- Error bound 0.3



Example Hierarchical Approach



ITWM

Final results



Example **Sequential Hierarchical Approach**



ITWM

- Approximation of the static behavior
- 4 operating points (-5V, -1V, 1V, 5V)
- Statistical error function with 0.3 as error bound



Example Sequential Hierarchical Approach



Final results



MoreSim_4_Nano





M. Hauser, P. Lang: Sequential Hierarchical Model-order Reduction for Robust Design of Parameter-varying Systems, 13. GMM/ITG-Fachtagung Analog 2013, Entwicklung von Analogschaltungen mit CAE-Methoden, Aachen (2013), ITG-Fachbericht 239, ISBN 978-3-8007-3467-2, VDE VERLAG GMBH, Berlin Offenbach

M. Hauser, C. Salzig: *Hierarchical Model-order Reduction for Robust Design of Parameter-varying Systems*, International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), September 2012, Sevilla, Spain

This work was funded by BMBF

ModRed 2013 Magdeburg – 11.-13.12.2013



Bundesministerium für Bildung und Forschung

