Summer Term 2013 OvGU Magdeburg

Scientific Computing II

Parallel Methods

Jens Saak and Martin Köhler

Computational Methods in Systems and Control Theory (CSC) Max Planck Institute for Dynamics of Complex Technical Systems





Preface

Max Planck Institute Magdeburg

Jens Saak, Scientific Computing II 2/337

Why are you here?

Parallel Computing Basics

What is a Parallel Computer?



Characterization

A parallel computer is a

- collection of processing elements
- communicating and
- cooperating

for the fast solution of a large problem.

Parallel Computing Basics Basic Types of Parallelism



Pseudo Parallelism, or Multitasking



modern operating systems simulate parallel execution by time slicing

Basic Types of Parallelism

Pseudo Parallelism, or Multitasking

modern operating systems simulate parallel execution by time slicing

Distributed Memory

Computations executed on single unit with exclusive memory each







Parallel Computing Basics Basic Types of Parallelism

• Pseudo Parallelism, or Multitasking

modern operating systems simulate parallel execution by time slicing


Distributed Memory

Computations executed on single unit with exclusive memory each

Shared memory

Several computational units share a common main memory.





Common Pitfalls in Parallel Computing



Most errors and misunderstandings in parallel computing are related to one of the following issues:

race conditions,

Common Pitfalls in Parallel Computing



- race conditions,
- execution order based accuracy issues,

Common Pitfalls in Parallel Computing



- race conditions,
- execution order based accuracy issues,
- deadlocks,

Common Pitfalls in Parallel Computing



- race conditions,
- execution order based accuracy issues,
- deadlocks,
- data interdependence,

Common Pitfalls in Parallel Computing



- race conditions,
- execution order based accuracy issues,
- deadlocks,
- data interdependence,
- blocking problems on hardware level.

nn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers

Communication Networks



Chapter 1

Introduction: Part I

lynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers



Why Parallel Computing?

• Problem size exceeds desktop capabilities.

lynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers



Why Parallel Computing?

- Problem size exceeds desktop capabilities.
- Problem is inherently parallel (e.g. Monte-Carlo simulations).

ynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers



Why Parallel Computing?

- Problem size exceeds desktop capabilities.
- Problem is inherently parallel (e.g. Monte-Carlo simulations).
- Modern architectures require parallel programming skills to be optimally exploited.





The basic definition of a parallel computer is very vague in order to cover a large class of systems. Important details that are not considered by the definition are:

• How many processing elements?



- How many processing elements?
- How complex are they?



- How many processing elements?
- How complex are they?
- How are they connected?



- How many processing elements?
- How complex are they?
- How are they connected?
- How is their cooperation coordinated?



The basic definition of a parallel computer is very vague in order to cover a large class of systems. Important details that are not considered by the definition are:

- How many processing elements?
- How complex are they?
- How are they connected?
- How is their cooperation coordinated?
- What kind of problems can be solved?

The basic classification allowing answers to most of these questions is known as Flynn's taxonomy. It distinguishes four categories of parallel computers.

ynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers 000000 Communication Networks

Flynn's Taxonomy of Parallel Architectures [FLYNN '72]



ynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers

Communication Networks

Flynn's Taxonomy of Parallel Architectures [FLYNN '72]



The four categories allowing basic answers to the questions on global process control, as well as the resulting data and control flow in the machine are

• Single-Instruction, Single-Data (SISD)

Flynn's Taxonomy of Parallel Architectures [FLYNN '72]

- Single-Instruction, Single-Data (SISD)
- Multiple-Instruction, Single-Data (MISD)

Flynn's Taxonomy of Parallel Architectures [FLYNN '72]



- Single-Instruction, Single-Data (SISD)
- Multiple-Instruction, Single-Data (MISD)
- Single-Instruction, Multiple-Data (SIMD)

Memory Hierarchies in Parallel Computers

Communication Networks

Flynn's Taxonomy of Parallel Architectures [FLYNN '72]

- Single-Instruction, Single-Data (SISD)
- Multiple-Instruction, Single-Data (MISD)
- Single-Instruction, Multiple-Data (SIMD)
- Multiple-Instruction, Multiple-Data (MIMD)

Iynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers 000000 Communication Networks

Flynn's Taxonomy of Parallel Architectures Single-Instruction, Single-Data (SISD)

The SISD model is characterized by

• a single processing element,



Communication Networks

Flynn's Taxonomy of Parallel Architectures Single-Instruction, Single-Data (SISD)



The SISD model is characterized by

- a single processing element,
- executing a single instruction,
- on a single piece of data,
- in each step of the execution.

Communication Networks

Flynn's Taxonomy of Parallel Architectures Single-Instruction, Single-Data (SISD)



The SISD model is characterized by

- a single processing element,
- executing a single instruction,
- on a single piece of data,
- in each step of the execution.

It is thus in fact the standard sequential computer implementing, e.g., the *von Neumann* model.

Communication Networks

Flynn's Taxonomy of Parallel Architectures Single-Instruction, Single-Data (SISD)



The SISD model is characterized by

- a single processing element,
- executing a single instruction,
- on a single piece of data,
- in each step of the execution.


It is thus in fact the standard sequential computer implementing, e.g., the $\textit{von Neumann}\xspace$ model.

Examples

- \bullet desktop computers until Intel $^{\textcircled{R}}$ Pentium $^{\textcircled{R}}$ 4 era,
- early netBooks on Intel[®] Atom[™] basis,
- pocket calculators,
- abacus,
- embedded circuits

ynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers 000000 Communication Networks






Figure: Single-Instruction, Single-Data (SISD) machine model

Iynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers 000000 Communication Networks

Flynn's Taxonomy of Parallel Architectures Multiple-Instruction, Single-Data (MISD)



In contrast to the SISD model in the MISD architecture we have

• multiple processing elements,

Communication Networks

Flynn's Taxonomy of Parallel Architectures Multiple-Instruction, Single-Data (MISD)



In contrast to the SISD model in the MISD architecture we have

- multiple processing elements,
- executing a separate instruction each,
- on a single piece of data,
- in each step of the execution.

Communication Networks

Flynn's Taxonomy of Parallel Architectures Multiple-Instruction, Single-Data (MISD)



In contrast to the SISD model in the MISD architecture we have

- multiple processing elements,
- executing a separate instruction each,
- on a single piece of data,
- in each step of the execution.

The MISD model is usually not considered very useful in practice.

Iynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers 000000 Communication Networks



Flynn's Taxonomy of Parallel Architectures Multiple-Instruction, Single-Data (MISD)




Figure: Multiple-Instruction, Single-Data (MISD) machine model

Memory Hierarchies in Parallel Computers 000000

Communication Networks

Flynn's Taxonomy of Parallel Architectures Single-Instruction, Multiple-Data (SIMD)



Here the characterization is

- multiple processing elements,
- execute the same instruction,
- on a multiple pieces of data,
- in each step of the execution.

This model is thus the ideal model for all kinds of vector operations

 $c = a + \alpha b.$

Examples

- Graphics Processing Units,
- Vector Computers,
- SSE (Streaming SIMD Extension) registers of modern CPUs. ^a

^aSee talk by Maximilian Behr in the selected topics seminar.

Memory Hierarchies in Parallel Computers

Communication Networks

Flynn's Taxonomy of Parallel Architectures Single-Instruction, Multiple-Data (SIMD)



The attractiveness of the SIMD model for vector operations, i.e., linear algebra operations, comes at a cost.

Consider the simple conditional expression

if (b==0) c=a; else c=a/b;

The SIMD model requires the execution of both cases sequentially. First all processes for which the condition is true execute their assignment, then the other do the second assignment. Therefore, conditionals need to be avoided on SIMD architectures to guarantee maximum performance.

ynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers

Communication Networks



Flynn's Taxonomy of Parallel Architectures Single-Instruction, Multiple-Data (SIMD)




Figure: Single-Instruction, Multiple-Data (SIMD) machine model

Memory Hierarchies in Parallel Computers 000000

Communication Networks

Flynn's Taxonomy of Parallel Architectures Multiple-Instruction, Multiple-Data (MIMD)



MIMD allows

- multiple processing elements,
- to execute a different instruction,
- on a separate piece of data,
- at each instance of time.

Memory Hierarchies in Parallel Computers 000000

Communication Networks

Flynn's Taxonomy of Parallel Architectures Multiple-Instruction, Multiple-Data (MIMD)




MIMD allows

- multiple processing elements,
- to execute a different instruction,
- on a separate piece of data,
- at each instance of time.

Examples

- multicore and multi-processor desktop PCs,
- o cluster systems.

Flynn's Taxonomy of Parallel Architectures



MIMD computer systems can be further divided into three class regarding their memory configuration:

distributed memory

Every processing element has a certain exclusive portion of the entire memory available in the system. Data needs to be exchanged via an interconnection network.

shared memory

All processing units in the system can access all data in the main memory.

hybrid

Certain groups of processing elements share a part of the entire data and instruction storage.

Memory Hierarchies in Parallel Computers

Communication Networks

Flynn's Taxonomy of Parallel Architectures



Multiple-Instruction, Multiple-Data (MIMD): Programming models

Single Program, Multiple Data (SPMD)

SPMD is a programming model for MIMD systems. "In SPMD multiple autonomous processors simultaneously execute the same program at independent points." ^a This contrasts to the SIMD model where the execution points are not independent.

"Wikipedia: http://en.wikipedia.org/wiki/SPMD

This is opposed to

Multiple Program, Multiple Data (MPMD)

A different programming model for MIMD systems, where multiple autonomous processing units execute different programs at the same time. Typically Master/Worker like management methods of parallel programs are associated with this class.

000000000000



Flynn's Taxonomy of Parallel Architectures Multiple-Instruction, Multiple-Data (MIMD)




Figure: Multiple-Instruction, Multiple-Data (MIMD) machine model

lynn's Taxonomy of Parallel Architecture

Memory Hierarchies in Parallel Computers

Communication Networks

Memory Hierarchies in Parallel Computers



Repetition Sequential Processor

Cloud	
 Network Storage 	
Local Storage	slow and
 Tape 	very slow
 Hard Disk Drive (HDD) 	
Solid State Disk (SSD)	
 Main Random Access Memory (RAM) 	medium
L3 Cache	
• L2 Cache	
• L1 Cache	fast
Registers	

Figure: Basic memory hierarchy on a single processor system.

ynn's Taxonomy of Parallel Architecture

Memory Hierarchies in Parallel Computers $0 \bullet 00000$

Communication Networks

Memory Hierarchies in Parallel Computers Shared Memory: UMA



Machine (6042MB)		
Socket P#0		
L3 (4096KB)		
L2 (256KB)	L2 (256KB)	
L1 (32KB)	L1 (32KB)	
Core P#0 PU P#0	Core P#2 PU P#1	
Host: pc812 Indexes: physical Date: Mo 09 Jul 2012 13:37:17 CEST		

Figure: A sample dual core Xeon[®] setup

lynn's Taxonomy of Parallel Architecture 0000000000 Memory Hierarchies in Parallel Computers

Communication Networks

Memory Hierarchies in Parallel Computers Shared Memory: UMA+GPU






Figure: A sample Core[™]2Quad setup

ynn's Taxonomy of Parallel Architecture

Memory Hierarchies in Parallel Computers

Communication Networks

Memory Hierarchies in Parallel Computers Shared Memory: NUMA



Hankine (200428)
NUMBRoade P#0(23608)
Becket 740
(3(200)
La (21460)
L1 (1200)
Contribution Contr
70740 70744 70748 70743 707438 707438 707438 707438
NUMBRoade P#1 (216CB)
Toolat Pd 1
13(208)
L2 (29403)
CoverPAD CoverPAS CoverPAS CoverPAS CoverPASS CoverPASS CoverPASS CoverPASS
NUME PERME PERME NUMBER NUMBER NUMBER NUMBER
No.9626vade 742 (216CB)
Toolat P#2
13(2008)
La (25603)
Core PAD Core PAE Core PAE Core PAE Core PAEE Core PAEE Core PAEE Core PAEE Core PAEE
NUMBrode P#1(216C8)
Instant Pd1
12 (29403) 12 (29403) 12 (29403) 12 (29403) 12 (29403) 12 (29403) 12 (29403) 12 (29403)
Conn 740 Conn 7401 Conn 7402 Conn 7402 <th< td=""></th<>
الصالصا لصالصا بصريص بصر
Hesix mälika

Figure: A four processor octa-core Xeon[®] system

lynn's Taxonomy of Parallel Architecture 0000000000 Memory Hierarchies in Parallel Computers

Communication Networks

Memory Hierarchies in Parallel Computers Shared Memory: NUMA+2GPUs

tachine (32GB)	
NURANode P#0 (16GB)	
Sockat P#0 [13 (2018)	PC114e4:1537
U (2008) U (2008)	10 1461 157 10 1461 157 10 1461 157 10 1461 157 10 1561 157 10 157
MUMAlode P#1 (1658) Societ P#1	PCI 10de:1094
300KK (91 L3 (20MB)	
L2 (256KB)	
L1d (32KB)	
L1 (3203) L1 (3203) L1 (3203) L1 (3203) L1 (3203) L1 (3203)	
Con 1M0 Con 1M2 Con 1M2 Con 1M2 Con 1M2 N1 M1 N1 M2 N1 M2 Con 1M2 Con 1M2	

Host: adelheid



ynn's Taxonomy of Parallel Architecture

Memory Hierarchies in Parallel Computers

Communication Networks

Memory Hierarchies in Parallel Computers

General Memory Setting




Figure: Schematic of a general parallel system

lynn's Taxonomy of Parallel Architecture 0000000000 Memory Hierarchies in Parallel Computers ○○○○○● Communication Networks

Memory Hierarchies in Parallel Computers

General Memory Setting




Figure: Schematic of a general parallel system

lynn's Taxonomy of Parallel Architecture

Memory Hierarchies in Parallel Computers ○○○○○● Communication Networks

Memory Hierarchies in Parallel Computers

General Memory Setting




Figure: Schematic of a general parallel system

Communication Networks

The **Interconnect** in the last figure stands for any kind of Communication grid. This can be implemented either as

local hardware interconnect,

or in the form of

network interconnect.

In classical supercomputers the first was mainly used, whereas in today's cluster based systems often the network solution is used in the one form or the other.

lynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers



Communication Networks

Hardware

MyriNet

- shipping since 2005
- transfer rates up to 10Gbit/s
- lost significance (2005 28.2% TOP500 down to 0.8% in 2011)

Infiniband

- transfer rates up to 300Gbit/s
- most relevant implementation driven by OpenFabrics Alliance^a, → usable in Linux, BSD , Windows.
- features remote direct memory access (RDMA) → reduced CPU overhead

ahttp://www.openfabrics.org/

lynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers



Communication Networks

Topologies

• Linear array:

nodes aligned on a string each being connected to at most two neighbors.

lynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers



Communication Networks

Topologies

• Linear array:

nodes aligned on a string each being connected to at most two neighbors.

Ø Ring:

nodes are aligned in a ring each being connected to exactly two neighbors



Communication Networks

Topologies

• Linear array:

nodes aligned on a string each being connected to at most two neighbors.

Ø Ring:

nodes are aligned in a ring each being connected to exactly two neighbors

Omplete graph:

every node is connected to all other nodes

lynn's Taxonomy of Parallel Architectures

Memory Hierarchies in Parallel Computers



Communication Networks

Topologies

• Linear array:

nodes aligned on a string each being connected to at most two neighbors.

Ø Ring:

nodes are aligned in a ring each being connected to exactly two neighbors

Omplete graph:

every node is connected to all other nodes

Mesh and Torus:

Every node is connected to a number of neighbours (2-4 in 2d mesh, 4 in 2d torus).



Communication Networks

Topologies

• Linear array:

nodes aligned on a string each being connected to at most two neighbors.

Ø Ring:

nodes are aligned in a ring each being connected to exactly two neighbors

Output Complete graph:

every node is connected to all other nodes

Mesh and Torus:

Every node is connected to a number of neighbours (2-4 in 2d mesh, 4 in 2d torus).

Sk-dimensional cube / hypercube:

Recursive construction of a well connected network of 2^k nodes each connected to k neighbors. Line for two, square for four, cube fore eight.



Communication Networks

Topologies

• Linear array:

nodes aligned on a string each being connected to at most two neighbors.

Ø Ring:

nodes are aligned in a ring each being connected to exactly two neighbors

Omplete graph:

every node is connected to all other nodes

Mesh and Torus:

Every node is connected to a number of neighbours (2-4 in 2d mesh, 4 in 2d torus).

Sk-dimensional cube / hypercube:

Recursive construction of a well connected network of 2^k nodes each connected to k neighbors. Line for two, square for four, cube fore eight.

• Tree:

Nodes are arranged in groups, groups of groups and so forth until only one large group is left, which represents the root of the tree.